RECEIVED
CENTRAL FAX CENTER

FEB 0 2 2006

Applie. No.: 10/631,356 Amdt. Dated February 2, 2006

Reply to Office action of November 2, 2005

## Amendments to the Specification:

Please replace the paragraph on page 14, lines 1-3, with the following paragraph:

Fig. 4 is a table showing four command sequences used in testing the semiconductor memory from Fig. 3 according to the invention; and

Please replace the paragraph on page 14, line 5, with the following paragraph:

Fig. 5 is an excerpt from a command sequence from Fig. 4[[.]]\_i and

Please insert the following paragraph after page 14, line 5:

Fig. 6 is a flow chart showing the steps of the testing method according to the invention.

Please replace the abstract of the disclosure with the following:

A <u>testing</u> method <u>for testing a semiconductor memory having a</u>

plurality of memory banks involves information being written

to memory addresses <u>and/or</u> <u>and</u> being read from the memory

Applic. No.: 10/631,356 Amdt. Dated February 2, 2006

Reply to Office action of November 2, 2005

addresses. The method which logically combines parallel memory bank actuation of the memory addresses using an interleaved mode, which is implemented in relation to disjunct subareas of the memory banks, with one another. This shortens the test time required for testing the semiconductor memory.